Icarus Verilog
Icarus Verilog is a Verilog compiler that generates a variety of engineering formats, including simulation. It strives to be true to the IEEE-1364 standard.
- Developed at electronics
- Sources inherited from project openSUSE:Factory
-
1
derived packages
- Download package
-
Checkout Package
osc -A https://api.opensuse.org checkout devel:ARM:Factory:Contrib:ILP32/iverilog && cd $_ - Create Badge
Refresh
Refresh
Source Files
| Filename | Size | Changed |
|---|---|---|
| iverilog.changes | 0000004646 4.54 KB | |
| iverilog.spec | 0000002142 2.09 KB | |
| verilog-11.0.tar.gz | 0001784307 1.7 MB |
Revision 8 (latest revision is 9)
Dominique Leuenberger (dimstar_suse)
accepted
request 838834
from
Stefan Brüns (StefanBruens)
(revision 8)
Comments 0